Generic selectors
Exact matches only
Search in title
Search in content
Post Type Selectors

Tags: Ncore

background-element-45
Filter
Section
All Sections
Resources
Newsroom
Post Type with tags filter
Post Format Filter
Show More
69 Results
Filter
Semiconductor Engineering: A Smarter Path To Chiplets Through An Enhanced Multi-Die Solution
With monolithic SoCs reaching their limits, chiplet-based architectures are key to building flexible, high-performance systems. Arteris’ multi-die solution combines silicon-proven NoC IP, cache coherency, and automation tools to streamline chiplet integration and accelerate time-to-market. Learn more in the article.
Learn more about post
RISC-V: Arteris’ Multi-Die Solution for the RISC-V Ecosystem
As AI, HPC, and automotive workloads push past the limits of monolithic SoCs, chiplet-based design offers a scalable and cost-efficient path forward. Arteris enables this shift with advanced NoC IP for coherent and non-coherent multi-die interconnects, UCIe-based die-to-die links, and
Learn more about post
EDN: Chiplet design basics for engineers
As AI and HPC workloads intensify, engineers are turning to chiplet-based architectures to overcome the limitations of traditional SoCs. This article explains the fundamentals of chiplet design, its advantages, and the tools enabling scalable, high-performance multi-die systems.
Learn more about post
Semiconductor Engineering: Reducing SoC Power With NoCs And Caches
The growing complexity of integrating multiple processing elements, memory systems and communication interfaces into a single SoC demands innovative solutions to optimize power efficiency. Arteris offers a comprehensive suite of IP products, including FlexNoC, Ncore and CodaCache that address these
Learn more about post
Design & Reuse: Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
A new trend is emerging in the design of high-end, multi-billion-transistor system-on-chip (SoC) devices and it is called “NoC tiling”. It’s an innovative approach that facilitates scaling, condenses design time, speeds testing, and reduces risk.
Learn more about post

No results found

Make sure all words are spelled correctly. Try different, more general, or fewer keywords.

Popup Overlay